[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"doc-seo-670849-105":3,"detail-sidebar-cat-0-en-105":80,"doc-detail-670849-en":130},{"code":4,"msg":5,"data":6},0,"ok",{"site_id":7,"language":8,"slug":9,"title":10,"keywords":11,"description":12,"schema_data":13,"social_meta":73,"head_meta":75,"extra_data":77,"updated_unix":79},105,"en","spi-nand-flash-datasheet-serial-peripheral-interface-model-as5f38g04snda-08lin","SPI NAND Flash Datasheet - Serial Peripheral Interface - Model AS5F38G04SNDA-08LIN","","SPI NAND Flash datasheet for the Serial Peripheral Interface device model AS5F38G04SNDA-08LIN. Describes the serial NAND flash part-numbering scheme, including Pb/halogen-free (RoHS) marking, temperature range, industrial grade range, LGA-8 package details, speed options, revision codes, and flash architecture. Provides revision history and a structured contents outline covering features, memory mapping, ECC protection and spare area, pin configuration, SPI/hold/write-protection operation modes, and command sets for read, program, internal data move, erase, reset, OTP, and block protection.",{"@graph":14,"@context":72},[15,34,55],{"@type":16,"itemListElement":17},"BreadcrumbList",[18,23,27,31],{"item":19,"name":20,"@type":21,"position":22},"https://docshare.wps.com","Home","ListItem",1,{"item":24,"name":25,"@type":21,"position":26},"https://docshare.wps.com/document/","Document",2,{"item":28,"name":29,"@type":21,"position":30},"https://docshare.wps.com/document/technology/","Technology",3,{"item":32,"name":10,"@type":21,"position":33},"https://docshare.wps.com/document/spi-nand-flash-datasheet-serial-peripheral-interface-model-as5f38g04snda-08lin/670849/",4,{"url":32,"name":10,"@type":35,"image":36,"author":41,"headline":10,"publisher":44,"fileFormat":47,"inLanguage":8,"description":12,"dateModified":48,"datePublished":49,"encodingFormat":47,"isAccessibleForFree":50,"interactionStatistic":51},"DigitalDocument",{"url":37,"@type":38,"width":39,"height":40},"https://docshare.wps.com/thumbnails/spi-nand-flash-datasheet-serial-peripheral-interface-model-as5f38g04snda-08lin/670849.png","ImageObject",300,407,{"name":42,"@type":43},"Helloiii","Person",{"url":19,"name":45,"@type":46},"DocShare","Organization","application/pdf","2026-11-03","2026-11-01",true,{"@type":52,"interactionType":53,"userInteractionCount":26},"InteractionCounter",{"@type":54},"ViewAction",{"@type":56,"mainEntity":57},"FAQPage",[58,64,68],{"name":59,"@type":60,"acceptedAnswer":61},"How is the AS5F serial NAND flash part number structured?","Question",{"text":62,"@type":63},"The document provides a serial flash part-numbering diagram describing fields such as Pb/halogen-free marking, temperature range, industrial grade code, package code, speed code, revision code, NAND type (ND), cell type (SLC/MLC), bus width (standard/dual/quad), density, and supply voltage.","Answer",{"name":65,"@type":60,"acceptedAnswer":66},"Which operation modes are covered for device operation?",{"text":67,"@type":63},"The table of contents lists SPI mode, hold mode, and write protection mode as the main device operation modes.",{"name":69,"@type":60,"acceptedAnswer":70},"What major categories of commands and operations are included?",{"text":71,"@type":63},"Commands and operations are organized into read operations, program operations, internal data move, erase (block erase), reset, OTP function, and block protection, with specific examples such as Read ID (9FH) and Page Read (13H).","https://schema.org",{"og:url":32,"og:type":74,"og:title":10,"og:site_name":45,"og:description":12},"article",{"robots":76,"canonical":32},"index,follow",{"doc_id":78,"site_id":7},670849,1793572003,{"code":4,"msg":81,"data":82},"success",[83,87,91,95,100,104,109,114,119,122,126],{"id":22,"doc_module":4,"doc_module_name":25,"category_name":84,"show_sort_weight":85,"slug":86},"Story & Novel",90,"story-novel",{"id":26,"doc_module":4,"doc_module_name":25,"category_name":88,"show_sort_weight":89,"slug":90},"Literature",80,"literature",{"id":33,"doc_module":4,"doc_module_name":25,"category_name":92,"show_sort_weight":93,"slug":94},"Exam",70,"exam",{"id":96,"doc_module":4,"doc_module_name":25,"category_name":97,"show_sort_weight":98,"slug":99},5,"Comic",60,"comic",{"id":101,"doc_module":4,"doc_module_name":25,"category_name":29,"show_sort_weight":102,"slug":103},6,50,"technology",{"id":105,"doc_module":4,"doc_module_name":25,"category_name":106,"show_sort_weight":107,"slug":108},7,"Healthcare",40,"healthcare",{"id":110,"doc_module":4,"doc_module_name":25,"category_name":111,"show_sort_weight":112,"slug":113},8,"Research & Report",30,"research-report",{"id":115,"doc_module":4,"doc_module_name":25,"category_name":116,"show_sort_weight":117,"slug":118},9,"Religion & Spirituality",20,"religion-spirituality",{"id":117,"doc_module":4,"doc_module_name":25,"category_name":120,"show_sort_weight":117,"slug":121},"World Cup","world-cup",{"id":123,"doc_module":4,"doc_module_name":25,"category_name":124,"show_sort_weight":123,"slug":125},10,"Lifestyle","lifestyle",{"id":127,"doc_module":4,"doc_module_name":25,"category_name":128,"show_sort_weight":96,"slug":129},19,"General","general",{"code":4,"msg":81,"data":131},{"doc_id":78,"user_id":132,"nickname":42,"user_avatar":133,"doc_module":4,"category_id":101,"category_name":29,"doc_title":10,"doc_description":12,"doc_content":134,"file_id":135,"file_url":136,"file_type":137,"file_size":138,"view_count":26,"is_deleted":4,"is_public":22,"is_downloadable":22,"audit_status":22,"page_count":139,"language":140,"language_code":8,"site_id":7,"html_lang":8,"table_of_contents":141,"faqs":142,"seo_title":143,"seo_description":12,"update_tm":79,"read_time":144},5909897196768,"https://ap-avatar.wpscdn.com/davatar_29158cc5080c5b710cf443261637dec0","SPI NAND Flash Datasheet  \nSerial Peripheral Interface (SPI)  \nModel  \nAS5F38G04SNDA-08LIN  \nSerial Flash Part Numbering Information  \nALLIANCE MEMORY Serial NAND Flash devices are categorized in the following diagram based on the features and densities  \nAS5F X XX XX X XX X – XX X X X  \nN = Pb and Halogen Free (ROHS compliant)  \nTemperature Range  \nI = Industrial Grade (-40°C to 85°C) Package Code  \nL = LGA-8 Package (8 x 6 x 0.8mm) Speed 08 = 120Mhz , 10 = 100Mhz Revision; Blank = Rev 0, A = Rev.A Flash Architecture  \nND = NAND Flash  \nFlash Cell Type S = SLC , M = MLC Bus Width  \n01 = Standard SPI,  \n02 = Dual SPI, 04 = Quad SPI Density  \n1G = 1G-bits , 2G = 2G-bits 4G = 4G-bits , 8G = 8G-bits Supply Voltage  \n1 = 1.8V , 3 = 3.3V Product Family  \nAS5F = ALLIANCE MEMORY Serial NAND Flash Series  \nRevision History  \n\n| Rev | Date | Comments |\n| --- | --- | --- |\n| 1.0 | July 28, 2025 | Initial release |\n\nContents  \n1 Introduction ................................................................................................................................. 7  \n1.1 Features ................................................................................................................................................7  \n1.2 General Description .............................................................................................................................. 8  \n1.3 Memory Mapping Diagram ................................................................................................................... 9  \n1.4 ECC Protection and Spare Area ........................................................................................................ 10  \n1.5 Pin Configuration ................................................................................................................................ 11  \n2 Device Operation ...................................................................................................................... 12  \n2.1 SPI Mode ............................................................................................................................................ 12  \n2.2 Hold Mode .......................................................................................................................................... 13  \n2.3 Write Protection Mode ........................................................................................................................ 14  \n3 Commands Description ........................................................................................................... 15  \n4 Write Operations ....................................................................................................................... 16  \n5 Feature Operations ................................................................................................................... 17  \n6 Read Operations ....................................................................................................................... 18  \n6.1 Read ID (9FH) .................................................................................................................................... 18  \n6.2 Page Read (13H) ................................................................................................................................ 19  \n6.3 Read from Cache x1 IO (03H/0BH) ................................................................................................... 20  \n6.4 Read from Cache x2 IO (3BH) ........................................................................................................... 21  \n6.5 Read from Cache x4 IO (6BH) ........................................................................................................... 22  \n6.6 Read from Cache Dual IO (BBH) ....................................................................................................... 23  \n6.7 Read from Cache Quad IO (EBH) ...............................................................","cbCaibyyL8f2Wd00","https://ap.wps.com/l/cbCaibyyL8f2Wd00","pdf",12244288,47,"English","# 1 Introduction\n## 1.1 Features\n## 1.2 General Description\n## 1.3 Memory Mapping Diagram\n## 1.4 ECC Protection and Spare Area\n## 1.5 Pin Configuration\n# 2 Device Operation\n## 2.1 SPI Mode\n## 2.2 Hold Mode\n## 2.3 Write Protection Mode\n# 3 Commands Description\n# 4 Write Operations\n# 5 Feature Operations\n# 6 Read Operations\n## 6.1 Read ID (9FH)\n## 6.2 Page Read (13H)\n## 6.3 Read from Cache x1 IO (03H/0BH)\n## 6.4 Read from Cache x2 IO (3BH)\n## 6.5 Read from Cache x4 IO (6BH)\n## 6.6 Read from Cache Dual IO (BBH)\n## 6.7 Read from Cache Quad IO (EBH)\n# 7 Program Operations\n## 7.1 Program Load (PL) (02H)\n## 7.2 Program Load x4 IO (PL x4) (32H)\n## 7.3 Program Execute (PE) (10H)\n# 8 Internal Data Move\n## 8.1 Program Load Random Data (84H)\n## 8.2 Program Load Random Data x4 (C4H/34H)\n## 8.3 Program Load Random Data Quad IO (72H)\n# 9 Erase Operation-Block Erase (D8H)\n# 10 Reset Operation-Reset (FFH)\n# 11 One-Time Programmable (OTP) Function\n## 11.1 OT P Definition\n## 11.2 Parameter Page Definition\n# 12 Block Protection","[{\"question\":\"How is the AS5F serial NAND flash part number structured?\",\"answer\":\"The document provides a serial flash part-numbering diagram describing fields such as Pb/halogen-free marking, temperature range, industrial grade code, package code, speed code, revision code, NAND type (ND), cell type (SLC/MLC), bus width (standard/dual/quad), density, and supply voltage.\"},{\"question\":\"Which operation modes are covered for device operation?\",\"answer\":\"The table of contents lists SPI mode, hold mode, and write protection mode as the main device operation modes.\"},{\"question\":\"What major categories of commands and operations are included?\",\"answer\":\"Commands and operations are organized into read operations, program operations, internal data move, erase (block erase), reset, OTP function, and block protection, with specific examples such as Read ID (9FH) and Page Read (13H).\"}]","SPI NAND Flash Datasheet - Serial Peripheral Interface - Model AS5F38G04SNDA-08LIN | PDF",118]