[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"doc-seo-670850-105":3,"detail-sidebar-cat-0-en-105":80,"doc-detail-670850-en":130},{"code":4,"msg":5,"data":6},0,"ok",{"site_id":7,"language":8,"slug":9,"title":10,"keywords":11,"description":12,"schema_data":13,"social_meta":73,"head_meta":75,"extra_data":77,"updated_unix":79},105,"en","sn74lvc2g38-dual-2-input-nand-gate-with-open-drain-outputs","SN74LVC2G38 - Dual 2-Input NAND Gate With Open-Drain Outputs","","SN74LVC2G38 is a dual two-input NAND buffer gate with open-drain outputs, operating over a 1.65-V to 5.5-V VCC range and using positive logic where Y = A • B or Y = A + B. The Ioff circuitry disables outputs to prevent damaging backflow current during partial-power-down or live insertion scenarios. NanoFree package technology uses the die as the package. Key electrical metrics include low-power ICC (10-µA max), fast max tpd (4 ns at 3.3 V), and defined VOLP/VOHV behaviors.",{"@graph":14,"@context":72},[15,34,55],{"@type":16,"itemListElement":17},"BreadcrumbList",[18,23,27,31],{"item":19,"name":20,"@type":21,"position":22},"https://docshare.wps.com","Home","ListItem",1,{"item":24,"name":25,"@type":21,"position":26},"https://docshare.wps.com/document/","Document",2,{"item":28,"name":29,"@type":21,"position":30},"https://docshare.wps.com/document/technology/","Technology",3,{"item":32,"name":10,"@type":21,"position":33},"https://docshare.wps.com/document/sn74lvc2g38-dual-2-input-nand-gate-with-open-drain-outputs/670850/",4,{"url":32,"name":10,"@type":35,"image":36,"author":41,"headline":10,"publisher":44,"fileFormat":47,"inLanguage":8,"description":12,"dateModified":48,"datePublished":49,"encodingFormat":47,"isAccessibleForFree":50,"interactionStatistic":51},"DigitalDocument",{"url":37,"@type":38,"width":39,"height":40},"https://docshare.wps.com/thumbnails/sn74lvc2g38-dual-2-input-nand-gate-with-open-drain-outputs/670850.png","ImageObject",300,407,{"name":42,"@type":43},"Obex","Person",{"url":19,"name":45,"@type":46},"DocShare","Organization","application/pdf","2026-11-02","2026-11-01",true,{"@type":52,"interactionType":53,"userInteractionCount":22},"InteractionCounter",{"@type":54},"ViewAction",{"@type":56,"mainEntity":57},"FAQPage",[58,64,68],{"name":59,"@type":60,"acceptedAnswer":61},"What logic function does SN74LVC2G38 implement?","Question",{"text":62,"@type":63},"It is a dual two-input NAND buffer gate with open-drain outputs. It performs the Boolean function Y = A • B (or Y = A + B in positive logic naming used in the document).","Answer",{"name":65,"@type":60,"acceptedAnswer":66},"What supply voltage range is supported?",{"text":67,"@type":63},"The device is designed for 1.65-V to 5.5-V VCC operation, with additional conditions described for data retention only.",{"name":69,"@type":60,"acceptedAnswer":70},"How does Ioff help during partial-power-down?",{"text":71,"@type":63},"Ioff disables the outputs, preventing damaging current backflow through the device when powered down. It supports partial-power-down mode operation and live insertion scenarios.","https://schema.org",{"og:url":32,"og:type":74,"og:title":10,"og:site_name":45,"og:description":12},"article",{"robots":76,"canonical":32},"index,follow",{"doc_id":78,"site_id":7},670850,1793572039,{"code":4,"msg":81,"data":82},"success",[83,87,91,95,100,104,109,114,119,122,126],{"id":22,"doc_module":4,"doc_module_name":25,"category_name":84,"show_sort_weight":85,"slug":86},"Story & Novel",90,"story-novel",{"id":26,"doc_module":4,"doc_module_name":25,"category_name":88,"show_sort_weight":89,"slug":90},"Literature",80,"literature",{"id":33,"doc_module":4,"doc_module_name":25,"category_name":92,"show_sort_weight":93,"slug":94},"Exam",70,"exam",{"id":96,"doc_module":4,"doc_module_name":25,"category_name":97,"show_sort_weight":98,"slug":99},5,"Comic",60,"comic",{"id":101,"doc_module":4,"doc_module_name":25,"category_name":29,"show_sort_weight":102,"slug":103},6,50,"technology",{"id":105,"doc_module":4,"doc_module_name":25,"category_name":106,"show_sort_weight":107,"slug":108},7,"Healthcare",40,"healthcare",{"id":110,"doc_module":4,"doc_module_name":25,"category_name":111,"show_sort_weight":112,"slug":113},8,"Research & Report",30,"research-report",{"id":115,"doc_module":4,"doc_module_name":25,"category_name":116,"show_sort_weight":117,"slug":118},9,"Religion & Spirituality",20,"religion-spirituality",{"id":117,"doc_module":4,"doc_module_name":25,"category_name":120,"show_sort_weight":117,"slug":121},"World Cup","world-cup",{"id":123,"doc_module":4,"doc_module_name":25,"category_name":124,"show_sort_weight":123,"slug":125},10,"Lifestyle","lifestyle",{"id":127,"doc_module":4,"doc_module_name":25,"category_name":128,"show_sort_weight":96,"slug":129},19,"General","general",{"code":4,"msg":81,"data":131},{"doc_id":78,"user_id":132,"nickname":42,"user_avatar":133,"doc_module":4,"category_id":101,"category_name":29,"doc_title":10,"doc_description":12,"doc_content":134,"file_id":135,"file_url":136,"file_type":137,"file_size":138,"view_count":22,"is_deleted":4,"is_public":22,"is_downloadable":22,"audit_status":22,"page_count":139,"language":140,"language_code":8,"site_id":7,"html_lang":8,"table_of_contents":141,"faqs":142,"seo_title":143,"seo_description":12,"update_tm":79,"read_time":144},5909898192665,"https://ap-avatar.wpscdn.com/davatar_29158cc5080c5b710cf443261637dec0","Dual 2-Input NAND Gate With Open-Drain Outputs  \nCheck for Samples: SN74LVC2G38  \nFEATURES  \n• Available in the Texas Instruments NanoFree ™ Package  \n• Supports 5-V VCC Operation  \n• Inputs Accept Voltages to 5.5 V  \n• Max tpd of 4 ns at 3.3 V  \n• Low Power Consumption, 10-μA Max ICC  \n• ±24-mA Output Drive at 3.3 V  \n• Typical VOLP (Output Ground Bounce) \u003C0.8 V at VCC = 3.3 V, TA = 25°C  \n• Typical VOHV (Output VOH Undershoot)>2 V at VCC = 3.3 V, TA = 25°C  \n• Ioff Supports Live insertion, Partial-PowerDown Mode Operation and Back Drive Protection  \n• Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II  \n• ESD Protection Exceeds JESD 22  \n– 2000-V Human-Body Model (A114-A)  \n– 200-V Machine Model (A115-A)  \n– 1000-V Charged-Device Model (C101)  \nDESCRIPTION  \nThe SN74LVC2G38 is designed for 1.65-V to 5.5-VVCC operation.  \nThis device is a dual two-input NAND buffer gate with open-drain outputs. It  performs the Boolean function Y = A • B or Y = A + B in positive logic.  \nNanoFree ™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.  \nThis device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.  \nDCT PACKAGE (TOP VIEW)  \n1A  \n1B  \n2Y  \nGND  \n\n|  |  |  |  |  |\n| --- | --- | --- | --- | --- |\n|  |  | 1 8 |  |  |\n|  |  |  |  |  |\n|  |  | 2 7 |  |  |\n|  |  |  |  |  |\n|  |  | 3 6 |  |  |\n|  |  |  |  |  |\n|  |  | 4 5 |  |  |\n|  |  |  |  |  |\n\nV CC  \n1Y  \n2B  \n2A  \nDCU PACKAGE (TOP VIEW)  \n1A  \n1B  \n2Y  \nGND  \nYZP PACKAGE (BOTTOM VIEW)  \nV CC  \n1Y  \n2B  \n2A  \nGND  \n2Y  \n1B  \n1A  \n 4 5   3 6  2 7  \n 1 8   \n2A  \n2B  \n1Y  \nV CC  \nSee mechanical drawings for dimensions.  \nPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  \nNanoFree is a trademark of Texas Instruments.  \nPRODProduUctCsTcIONonforDATAm to sinformapecificiontioniss cpurrerenthteasteof prmsulifcathtnTax. Copyright © 2004–2013, Texas Instruments Incorporated  \nInstruments standard warranty. Production processing does not necessarily include testing of all parameters.  \nThese devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.  \nFunction Table  \n(Each Gate)  \n\n| INPUTS | OUTPUT\u003Cbr>Y |\n| --- | --- |\n| A B |  |\n| L L\u003Cbr>L H\u003Cbr>H L\u003Cbr>H H | H\u003Cbr>H\u003Cbr>H\u003Cbr>L |\n\nLogic Diagram (Positive Logic)  \n1A  \n1B  \n2A  \n2B  \n1  \n2  7  1Y  \n5  \n6  3  2Y  \nAbsolute Maximum Ratings (1)  \nover operating free-air temperature range (unless otherwise noted)  \n\n|  |  | MIN MAX | UNIT |\n| --- | --- | --- | --- |\n| V CC Supply voltage range |  | –0.5 6.5 | V |\n| VI Input voltage range(2) |  | –0.5 6.5 | V |\n| VO Voltage range applied to any output in the high-impedance or power-off state(2) |  | –0.5 6.5 | V |\n| VO Voltage range applied to any output in the high or low state(2) (3) |  | –0.5 V CC + 0.5 | V |\n| IIK Input clamp current | VI \u003C 0 | –50 | mA |\n| I OK Output clamp current | VO \u003C 0 | –50 | mA |\n| IO Continuous output current |  | ±50 | mA |\n| Continuous current through V CC or GND |  | ± 100 | mA |\n| θJA Package thermal impedance(4) | DCT package | 220 | °C/W |\n|  | DCU package | 227 |  |\n|  | YZP package | 102 |  |\n| Tstg Storage temperature range |  | –65 150 | °C |\n\n(1) Stresses beyond those listed under \"absolute maximum ratings\" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under \"recommended operating conditions\" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  \n(2) The input and output negative","cbCaiouS25Exjpw1","https://ap.wps.com/l/cbCaiouS25Exjpw1","pdf",573342,18,"English","# Features\n# Description\n# Pin Configuration (Top/Bottom View)\n# Function Table\n# Logic Diagram (Positive Logic)\n# Absolute Maximum Ratings\n# Recommended Operating Conditions\n# Electrical Characteristics","[{\"question\":\"What logic function does SN74LVC2G38 implement?\",\"answer\":\"It is a dual two-input NAND buffer gate with open-drain outputs. It performs the Boolean function Y = A • B (or Y = A + B in positive logic naming used in the document).\"},{\"question\":\"What supply voltage range is supported?\",\"answer\":\"The device is designed for 1.65-V to 5.5-V VCC operation, with additional conditions described for data retention only.\"},{\"question\":\"How does Ioff help during partial-power-down?\",\"answer\":\"Ioff disables the outputs, preventing damaging current backflow through the device when powered down. It supports partial-power-down mode operation and live insertion scenarios.\"}]","SN74LVC2G38 - Dual 2-Input NAND Gate With Open-Drain Outputs | PDF",45]