[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"doc-seo-646460-105":3,"detail-sidebar-cat-0-en-105":79,"doc-detail-646460-en":129},{"code":4,"msg":5,"data":6},0,"ok",{"site_id":7,"language":8,"slug":9,"title":10,"keywords":11,"description":12,"schema_data":13,"social_meta":72,"head_meta":74,"extra_data":76,"updated_unix":78},105,"en","iwr14xx16xx18xx68xx64xx-industrial-radar-family-technical-reference-manual-revised-june-2020","IWR14xx/16xx/18xx/68xx/64xx Industrial Radar Family - Technical Reference Manual - Revised June 2020","","Technical reference manual for the IWR14xx/16xx/18xx/68xx/64xx Industrial Radar Family, providing structured documentation across preface and device-specific sections. Covers introduction and detailed overviews, memory map organization including system interconnect, master subsystem Cortex-R4F, and EDMA mappings, plus integration topics for processor subsystems and key modules such as clocks, DMA, real-time interrupts, watchdog behavior, GPIO, interrupt management, CAN, serial peripheral interfaces, QSPI, ESM, high-speed interfaces, and handshake RAM. Includes both 14xx and 16xx/18xx variants.",{"@graph":14,"@context":71},[15,34,54],{"@type":16,"itemListElement":17},"BreadcrumbList",[18,23,27,31],{"item":19,"name":20,"@type":21,"position":22},"https://docshare.wps.com","Home","ListItem",1,{"item":24,"name":25,"@type":21,"position":26},"https://docshare.wps.com/document/","Document",2,{"item":28,"name":29,"@type":21,"position":30},"https://docshare.wps.com/document/research-report/","Research & Report",3,{"item":32,"name":10,"@type":21,"position":33},"https://docshare.wps.com/document/iwr14xx16xx18xx68xx64xx-industrial-radar-family-technical-reference-manual-revised-june-2020/646460/",4,{"url":32,"name":10,"@type":35,"image":36,"author":41,"headline":10,"publisher":44,"fileFormat":47,"inLanguage":8,"description":12,"dateModified":48,"datePublished":48,"encodingFormat":47,"isAccessibleForFree":49,"interactionStatistic":50},"DigitalDocument",{"url":37,"@type":38,"width":39,"height":40},"https://docshare.wps.com/thumbnails/iwr14xx16xx18xx68xx64xx-industrial-radar-family-technical-reference-manual-revised-june-2020/646460.png","ImageObject",300,407,{"name":42,"@type":43},"Taylor Morgan","Person",{"url":19,"name":45,"@type":46},"DocShare","Organization","application/pdf","2026-10-23",true,{"@type":51,"interactionType":52,"userInteractionCount":4},"InteractionCounter",{"@type":53},"ViewAction",{"@type":55,"mainEntity":56},"FAQPage",[57,63,67],{"name":58,"@type":59,"acceptedAnswer":60},"What is covered in the manual for the 14xx family?","Question",{"text":61,"@type":62},"It includes 14xx introduction, an overview, memory map details (system interconnect, Cortex-R4F master subsystem, and EDMA), and integration topics for multiple hardware modules and interfaces.","Answer",{"name":64,"@type":59,"acceptedAnswer":65},"Which memory map sections are documented for both 14xx and 16xx/18xx?",{"text":66,"@type":62},"Both cover system interconnect, the master subsystem Cortex-R4F memory map, and EDMA memory map; the 16xx/18xx section additionally includes a DSP subsystem memory map.",{"name":68,"@type":59,"acceptedAnswer":69},"Which integration modules are addressed under the 14xx and 16xx/18xx chapters?",{"text":70,"@type":62},"Integration topics cover processor-related subsystems and functional blocks such as clock comparator, DMA, real-time interrupt with watchdog timer, GPIO, vectored interrupt manager, CAN, SPI/QSPI, and other specialized modules listed in the contents.","https://schema.org",{"og:url":32,"og:type":73,"og:title":10,"og:site_name":45,"og:description":12},"article",{"robots":75,"canonical":32},"index,follow",{"doc_id":77,"site_id":7},646460,1792762007,{"code":4,"msg":80,"data":81},"success",[82,86,90,94,99,104,109,113,118,121,125],{"id":22,"doc_module":4,"doc_module_name":25,"category_name":83,"show_sort_weight":84,"slug":85},"Story & Novel",90,"story-novel",{"id":26,"doc_module":4,"doc_module_name":25,"category_name":87,"show_sort_weight":88,"slug":89},"Literature",80,"literature",{"id":33,"doc_module":4,"doc_module_name":25,"category_name":91,"show_sort_weight":92,"slug":93},"Exam",70,"exam",{"id":95,"doc_module":4,"doc_module_name":25,"category_name":96,"show_sort_weight":97,"slug":98},5,"Comic",60,"comic",{"id":100,"doc_module":4,"doc_module_name":25,"category_name":101,"show_sort_weight":102,"slug":103},6,"Technology",50,"technology",{"id":105,"doc_module":4,"doc_module_name":25,"category_name":106,"show_sort_weight":107,"slug":108},7,"Healthcare",40,"healthcare",{"id":110,"doc_module":4,"doc_module_name":25,"category_name":29,"show_sort_weight":111,"slug":112},8,30,"research-report",{"id":114,"doc_module":4,"doc_module_name":25,"category_name":115,"show_sort_weight":116,"slug":117},9,"Religion & Spirituality",20,"religion-spirituality",{"id":116,"doc_module":4,"doc_module_name":25,"category_name":119,"show_sort_weight":116,"slug":120},"World Cup","world-cup",{"id":122,"doc_module":4,"doc_module_name":25,"category_name":123,"show_sort_weight":122,"slug":124},10,"Lifestyle","lifestyle",{"id":126,"doc_module":4,"doc_module_name":25,"category_name":127,"show_sort_weight":95,"slug":128},19,"General","general",{"code":4,"msg":80,"data":130},{"doc_id":77,"user_id":131,"nickname":42,"user_avatar":132,"doc_module":4,"category_id":110,"category_name":29,"doc_title":10,"doc_description":12,"doc_content":133,"file_id":134,"file_url":135,"file_type":136,"file_size":137,"view_count":4,"is_deleted":4,"is_public":22,"is_downloadable":22,"audit_status":22,"page_count":138,"language":139,"language_code":8,"site_id":7,"html_lang":8,"table_of_contents":140,"faqs":141,"seo_title":142,"seo_description":12,"update_tm":78,"read_time":143},1099523885336,"https://ap-avatar.wpscdn.com/davatar_276721f389ce27ea32af1340a28f341c","IWR14xx/16xx/18xx/68xx/64xx Industrial Radar Family  \nTechnical Reference Manual  \nLiterature Number: SWRU522E May 2017–Revised June 2020  \nContents  \nPreface ..................................................................................................................................... 133  \n1 14xx ................................................................................................................................ 134  \n1.1 14xx Introduction .......................................................................................................... 135  \n1.1.1 14xx Overview.................................................................................................... 135  \n1.1.2 14xx Description ................................................................................................. 135  \n1.2 14xx Memory Map ........................................................................................................ 138  \n1.2.1 System Interconnect............................................................................................. 138  \n1.2.2 Master Subsystem Cortex-R4F Memory Map................................................................ 139  \n1.2.3 EDMA Memory Map ............................................................................................. 142  \n1.3 14xx Integration ........................................................................................................... 143  \n1.3.1 Cortex-R4F Subsystem ......................................................................................... 143  \n1.3.2 Clock Comparator ............................................................................................... 144  \n1.3.3 Direct Memory Access Controller (MSS_DMA) .............................................................. 146  \n1.3.4 Real Time Interrupt (MSS_RTIA) and RTI With Digital Watchdog Timer (MSS_RTIB) ................ 148  \n1.3.5 General Purpose I/0 (MSS_GIO) .............................................................................. 148  \n1.3.6 Vectored Interrupt Manager (MSS_VIM) ..................................................................... 149  \n1.3.7 Controller Area Network (MSS_DCAN) ....................................................................... 152  \n1.3.8 Multi-Buffered Serial Peripheral Interface Module (MSS_MIBSPIA) ...................................... 153  \n1.3.9 Serial Peripheral Interface (MSS_SPIB) ...................................................................... 153  \n1.3.10 Quad Serial Peripheral Interface (MSS_QSPI) ............................................................. 154  \n1.3.11 Enhanced Direct Memory Access (EDMA) .................................................................. 154  \n1.3.12 Error Signaling Module (MSS_ESM) ......................................................................... 157  \n1.3.13 High-Speed Interface (HSI) .................................................................................... 160  \n1.3.14 Handshake RAM (HSRAM) ................................................................................... 160  \n2 16xx/18xx......................................................................................................................... 161  \n2.1 16xx Introduction .......................................................................................................... 162  \n2.1.1 16xx Overview.................................................................................................... 162  \n2.1.2 16xx Description ................................................................................................. 162  \n2.2 16xx Memory Map ........................................................................................................ 166  \n2.2.1 System Interconnect............................................................................................. 166  \n2.2.2 Master Subsystem Cortex-R4F Memory Map................................................","cbCaijkRfqfDBxoi","https://ap.wps.com/l/cbCaijkRfqfDBxoi","pdf",18290025,3551,"English","# Preface\n# 14xx\n## 14xx Introduction\n## 14xx Memory Map\n## 14xx Integration\n# 16xx/18xx\n## 16xx Introduction\n## 16xx Memory Map\n## 16xx Integration","[{\"question\":\"What is covered in the manual for the 14xx family?\",\"answer\":\"It includes 14xx introduction, an overview, memory map details (system interconnect, Cortex-R4F master subsystem, and EDMA), and integration topics for multiple hardware modules and interfaces.\"},{\"question\":\"Which memory map sections are documented for both 14xx and 16xx/18xx?\",\"answer\":\"Both cover system interconnect, the master subsystem Cortex-R4F memory map, and EDMA memory map; the 16xx/18xx section additionally includes a DSP subsystem memory map.\"},{\"question\":\"Which integration modules are addressed under the 14xx and 16xx/18xx chapters?\",\"answer\":\"Integration topics cover processor-related subsystems and functional blocks such as clock comparator, DMA, real-time interrupt with watchdog timer, GPIO, vectored interrupt manager, CAN, SPI/QSPI, and other specialized modules listed in the contents.\"}]","IWR14xx/16xx/18xx/68xx/64xx Industrial Radar Family - Technical Reference Manual - Revised June 2020 | PDF",8949]