[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"detail-sidebar-cat-0-en-105":3,"doc-seo-663588-105":59,"doc-detail-663588-en":130},{"code":4,"msg":5,"data":6},0,"success",[7,13,18,23,28,33,38,43,48,51,55],{"id":8,"doc_module":4,"doc_module_name":9,"category_name":10,"show_sort_weight":11,"slug":12},1,"Document","Story & Novel",90,"story-novel",{"id":14,"doc_module":4,"doc_module_name":9,"category_name":15,"show_sort_weight":16,"slug":17},2,"Literature",80,"literature",{"id":19,"doc_module":4,"doc_module_name":9,"category_name":20,"show_sort_weight":21,"slug":22},4,"Exam",70,"exam",{"id":24,"doc_module":4,"doc_module_name":9,"category_name":25,"show_sort_weight":26,"slug":27},5,"Comic",60,"comic",{"id":29,"doc_module":4,"doc_module_name":9,"category_name":30,"show_sort_weight":31,"slug":32},6,"Technology",50,"technology",{"id":34,"doc_module":4,"doc_module_name":9,"category_name":35,"show_sort_weight":36,"slug":37},7,"Healthcare",40,"healthcare",{"id":39,"doc_module":4,"doc_module_name":9,"category_name":40,"show_sort_weight":41,"slug":42},8,"Research & Report",30,"research-report",{"id":44,"doc_module":4,"doc_module_name":9,"category_name":45,"show_sort_weight":46,"slug":47},9,"Religion & Spirituality",20,"religion-spirituality",{"id":46,"doc_module":4,"doc_module_name":9,"category_name":49,"show_sort_weight":46,"slug":50},"World Cup","world-cup",{"id":52,"doc_module":4,"doc_module_name":9,"category_name":53,"show_sort_weight":52,"slug":54},10,"Lifestyle","lifestyle",{"id":56,"doc_module":4,"doc_module_name":9,"category_name":57,"show_sort_weight":24,"slug":58},19,"General","general",{"code":4,"msg":60,"data":61},"ok",{"site_id":62,"language":63,"slug":64,"title":65,"keywords":66,"description":67,"schema_data":68,"social_meta":123,"head_meta":125,"extra_data":127,"updated_unix":129},105,"en","concurrent-parallel-xip-flash-and-sram-design-for-code-download-and-execution-on-high-performance-microcontrollers-design-guide","Concurrent Parallel XIP Flash and SRAM Design for Code Download and Execution on High-Performance Microcontrollers - Design Guide","","Design guide for the TI TM4C129x microcontrollers that extends the executable memory space by adding concurrent parallel XIP Flash and asynchronous SRAM using a 60-MHz External Peripheral Interface (EPI) in Host-Bus 16 mode. Describes hardware interface requirements, system and block diagrams, and example software. Provides design resources and files such as schematics, BOM, layer plots, Altium/Gerber files, and reference example codes for a parallel flash/SRAM solution with the TM4C1294NCPDT-connected LaunchPad.",{"@graph":69,"@context":122},[70,84,105],{"@type":71,"itemListElement":72},"BreadcrumbList",[73,77,79,82],{"item":74,"name":75,"@type":76,"position":8},"https://docshare.wps.com","Home","ListItem",{"item":78,"name":9,"@type":76,"position":14},"https://docshare.wps.com/document/",{"item":80,"name":30,"@type":76,"position":81},"https://docshare.wps.com/document/technology/",3,{"item":83,"name":65,"@type":76,"position":19},"https://docshare.wps.com/document/concurrent-parallel-xip-flash-and-sram-design-for-code-download-and-execution-on-high-performance-microcontrollers-design-guide/663588/",{"url":83,"name":65,"@type":85,"image":86,"author":91,"headline":65,"publisher":94,"fileFormat":97,"inLanguage":63,"description":67,"dateModified":98,"datePublished":99,"encodingFormat":97,"isAccessibleForFree":100,"interactionStatistic":101},"DigitalDocument",{"url":87,"@type":88,"width":89,"height":90},"https://docshare.wps.com/thumbnails/concurrent-parallel-xip-flash-and-sram-design-for-code-download-and-execution-on-high-performance-microcontrollers-design-guide/663588.png","ImageObject",300,407,{"name":92,"@type":93},"acoobca","Person",{"url":74,"name":95,"@type":96},"DocShare","Organization","application/pdf","2026-10-30","2026-10-28",true,{"@type":102,"interactionType":103,"userInteractionCount":81},"InteractionCounter",{"@type":104},"ViewAction",{"@type":106,"mainEntity":107},"FAQPage",[108,114,118],{"name":109,"@type":110,"acceptedAnswer":111},"What does the design guide enable for TM4C129x microcontrollers?","Question",{"text":112,"@type":113},"It enables extending the executable memory space by interfacing parallel 16-bit Flash and 16-bit asynchronous SRAM through the EPI (Host-Bus 16 mode).","Answer",{"name":115,"@type":110,"acceptedAnswer":116},"Which memory capacities are supported by the Flash memory card?",{"text":117,"@type":113},"The Flash memory card supports Flash memory options from 8-Mbit up to 1-Gbit in 16-bit mode, with pin compatibility across the TSSOP package.",{"name":119,"@type":110,"acceptedAnswer":120},"What EPI interface frequencies are listed for different configurations?",{"text":121,"@type":113},"The guide lists maximum EPI frequencies ranging from 60 MHz for single configurations to lower values for memory configurations with multiple chip selects, such as 40 MHz for 2 chip selects and 20 MHz for 4 chip selects.","https://schema.org",{"og:url":83,"og:type":124,"og:title":65,"og:site_name":95,"og:description":67},"article",{"robots":126,"canonical":83},"index,follow",{"doc_id":128,"site_id":62},663588,1793229455,{"code":4,"msg":5,"data":131},{"doc_id":128,"user_id":132,"nickname":92,"user_avatar":133,"doc_module":4,"category_id":29,"category_name":30,"doc_title":65,"doc_description":67,"doc_content":134,"file_id":135,"file_url":136,"file_type":137,"file_size":138,"view_count":81,"is_deleted":4,"is_public":8,"is_downloadable":8,"audit_status":8,"page_count":139,"language":140,"language_code":63,"site_id":62,"html_lang":63,"table_of_contents":141,"faqs":142,"seo_title":143,"seo_description":67,"update_tm":129,"read_time":144},3985747870733,"https://ap-avatar.wpscdn.com/davatar_a8503ba1806abce46bf441b54a3ca4cd","TI Designs  \nConcurrent Parallel XIP Flash and SRAM Design for Code Download and Execution on High-Performance Microcontrollers Design Guide  \nTI Designs  \nTI Designs provide the foundation that you need including methodology, testing, and design files to quickly evaluate and customize the system. TI Designs help you accelerate your time to market.  \nDesign Resources  \nTIDMTM4CFLASHSRAM EK-TM4C1294XL TM4C1294NCPDT  \nTM4C123GH6PMTPD4S012  \nTPS2052B  \nTPS62177  \nTPS73733-Q1 SN74LV373A  \nTool Folder Containing Design Files Tool Folder  \nProduct Folder  \nProduct Folder  \nProduct Folder  \nProduct Folder  \nProduct Folder  \nProduct Folder  \nProduct Folder  \nDesign Features  \n• Extend the Useable Memory Space to 1-Gbit 16-bit FLASH and 16-Mbit 16-bit Asynchronous SRAM with the 60-MHz External Peripherial Interface (EPI) for Large Memory Footprint Applications  \n• Designed for (formerly Tiva MCU) EKTM4C1294XL Connected LaunchPad ™  \n• Implements Serial Boot Loader for Programming Parallel Flash In Situ Over EPI  \n• Supports Detection of Flash and SRAM Connected to EPI  \n• Scalable Flash Footprint Design from 64 Mbit to 1 Gbit  \n• Source Code Contains Project Examples for Code Composer Studio  \nFeatured Applications  \n• Interactive Human Machine Interfaces  \n• Industrial Automation  \n• IoT Solutions  \n• Test and Measurement  \n| 1-GBit 16-bit\u003Cbr>Flash (CS0) |  | Single\u003Cbr>49x2 Connector | EPI | TM4C1294NCPDT | 10/100 Ethernet |\n| --- | --- | --- | --- | --- | --- |\n| 64-MBit 16-bit\u003Cbr>SRAM (CS1) |  |  | Interface |  |  |\n\nAn IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.  \nAll trademarks are the property of their respective owners.  \nTIDU960–May 2015 Concurrent Parallel XIP Flash and SRAM Design for Code Download and 1  \nSubmit Documentation Feedback Execution on High-Performance Microcontrollers Design Guide  \nCopyright © 2015, Texas Instruments Incorporated  \nSystem Description [www.ti.com](www.ti.com)  \n\n| 1 | System Description\u003Cbr>The TM4C129x family can extend its memory space when the internal memory is insufficient. This design guide describes the hardware interface requirements and example software for the TM4C129x microcontrollers from TI. The executable memory region is extended to 1-Gbit 16-bit FLASH and 16-Mbit 16-bit asynchronous SRAM with the 60-MHz External Peripherial Interface (EPI) operating in Host-Bus 16 Mode. Customer applications can leverage extended memory capabilities of TM4C129 product family. The design files include schematics, BOM, layer plot, Altium files, Gerber files, and reference example codes for easy-to-use parallel asynchronous Flash and SRAM with the TM4C1294NCPDT-connected LaunchPad ™ . |\n| --- | --- |\n| 1.1 | TM4C1294NCPDT\u003Cbr>TM4C1294NCPDT is a 120-MHz high-performance microcontroller with 1MB on-chip Flash and 256KB onchip SRAM. This microcontroller features an integrated Ethernet MAC+PHY for connected applications. The device has high bandwidth interfaces such as the memory controller and a high-speed USB 2.0 digital interface. With the integration of a number of low-to mid-speed serial communication interfaces like I2C, UART, and SSI; up to 4 MSPS 12-bit ADC; and motion control peripherals, the TM4C1294NCPDT assists in many applications ranging from industrial communication equipments to Smart Grid & Energy applications. |\n\n2 Concurrent Parallel XIP Flash and SRAM Design for Code Download and TIDU960–May 2015  \nExecution on High-Performance Microcontrollers Design Guide Submit Documentation Feedback  \nCopyright © 2015, Texas Instruments Incorporated  \n[www.ti.com](www.ti.com) System Description  \nFigure 1. TM4C1294NCPDT Microcontroller High-Level Block Diagram  \nTIDU960–May 2015 Concurrent Parallel XIP Flash and SRAM Design for Code Download and 3  \nSubmit Documentation Feedback Execution on High-Performance Microcontrollers Design Guide  \nCopyright © 2015, Texas Instruments Incorpor","cbCailYwssS1wHa7","https://ap.wps.com/l/cbCailYwssS1wHa7","pdf",2055398,25,"English","# System Description\n## TM4C1294NCPDT\n# Block Diagram\n# Getting Started Hardware\n## Table 1. EPI Interface Option\n## Flash Memory Card","[{\"question\":\"What does the design guide enable for TM4C129x microcontrollers?\",\"answer\":\"It enables extending the executable memory space by interfacing parallel 16-bit Flash and 16-bit asynchronous SRAM through the EPI (Host-Bus 16 mode).\"},{\"question\":\"Which memory capacities are supported by the Flash memory card?\",\"answer\":\"The Flash memory card supports Flash memory options from 8-Mbit up to 1-Gbit in 16-bit mode, with pin compatibility across the TSSOP package.\"},{\"question\":\"What EPI interface frequencies are listed for different configurations?\",\"answer\":\"The guide lists maximum EPI frequencies ranging from 60 MHz for single configurations to lower values for memory configurations with multiple chip selects, such as 40 MHz for 2 chip selects and 20 MHz for 4 chip selects.\"}]","Concurrent Parallel XIP Flash and SRAM Design for Code Download and Execution on High-Performance Microcontrollers - Design Guide | PDF",63]